

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)

PCTWORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 29/00	A2	(11) International Publication Number: WO 98/59374 (43) International Publication Date: 30 December 1998 (30.12.98)
(21) International Application Number: PCT/US98/13003 (22) International Filing Date: 23 June 1998 (23.06.98) (30) Priority Data: 60/050,562 23 June 1997 (23.06.97) US (71)(72) Applicants and Inventors: COOPER, James, Albert, Jr. [US/US]; 511 Kerber Road, West Lafayette, IN 47906 (US). MELLOCH, Michael, R. [US/US]; 2225 Carberry Drive, West Lafayette, IN 47906 (US). SHENOY, Jayarama [US/US]; Apartment 216, 400 Riverside Court, Santa Clara, CA 95054 (US). SPITZ, Jan [US/US]; Apartment 9, 176 Littleton, West Lafayette, IN 47906 (US). (74) Agent: SUMMA, Philip; Suite 500, 5925 Carnegie Boulevard, Charlotte, NC 28209 (US).		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published <i>Without international search report and to be republished upon receipt of that report.</i>
(54) Title: POWER DEVICES IN WIDE BANDGAP SEMICONDUCTOR (57) Abstract Described are preferred devices which include a semiconductor device such as a very high power switching device fabricated on a junction-isolated or semi-insulating substrate (e.g., silicon carbide).		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

POWER DEVICES IN WIDE BANDGAP SEMICONDUCTORBackground of the Invention

The present invention relates generally to semiconductor devices and in particular to high voltage/high power devices fabricated on semi-insulating substrates such as semi-insulating silicon carbide. For additional background information, including information pertaining to basic semiconductor device elements incorporated in devices of the present invention, reference can be made, for example, to U.S. Patents Nos. 5,448,081; 5,378,912; and 4,983,538, each of which is incorporated herein by reference in its entirety.

Summary of the Invention

One object of the present invention is to provide devices which allow blocking of very high voltages without the need for a very thick drift region which must be grown by epitaxy.

Another object of the present invention is to provide a lateral power device structure, such as a very high voltage (greater than 1000 v up to and greater than 10000 v) power switching device, fabricated on a junction-isolated or semi-insulating substrate in a wide bandgap semiconductor having a breakdown field substantially greater than silicon.

Another object of the present invention is to provide such lateral power devices in the form of a lateral metal oxide semiconductor field effect transistor (MOSFET) or lateral insulated gate bipolar transistor (IGBT) on silicon carbide.

Accordingly, one preferred embodiment of the invention provides a lateral power device structure fabricated in an epilayer (epitaxially-grown layer) on

SUBSTITUTE SHEET (RULE 26)

a semi-insulating substrate, especially a semi-insulating silicon carbide substrate. Such a semi-insulating substrate can be achieved, for instance, by doping, e.g., with vanadium or similar dopant materials. The preferred devices include a semi-insulating silicon carbide substrate, and an epitaxially grown drift region (e.g., N-) adjacent the semi-insulating substrate (e.g., doped at a level of about $2-5 \times 10^{15} \text{ cm}^{-3}$). A lateral semiconductor device, e.g., an insulated gate field effect transistor (or MOSFET) or IGBT is provided in the epilayer. Such devices include generally source and drain regions (e.g., both N+), an insulating layer (e.g., SiO_2), and a gate, e.g., formed of polysilicon. Other conventional semiconductor device features can also be included, as those skilled in the art will appreciate.

Additional objects, embodiments, and features of the invention will be apparent from the following description, and the drawings appended hereto.

Brief Description of the Drawings

Figure 1 shows a preferred lateral power device of the present invention.

Figure 2 shows depletion edges for several blocking voltages in an illustrative lateral power device of the present invention.

Description of the Preferred Embodiment

For the purposes of promoting an understanding of the principles of the invention, reference will now be made to certain preferred embodiments thereof and specific language will be used to describe the same. It will nevertheless be understood that no limitation of the scope of the invention is thereby intended, such alterations, modifications, and further applications of

the principles of the invention being contemplated as would normally occur to one skilled in the art to which the invention pertains.

Figure 1 shows a preferred lateral power device 11 of the present invention. Device 11 includes a semi-insulating layer 12, e.g., a semi-insulating silicon carbide substrate. Adjacent to layer 12 is an epitaxially-grown layer providing drift region 13 (e.g., N-). Drift region 13 may be doped, for example, at a level of about $2-5 \times 10^{15}$ at/cm³, and may have a thickness of up to about 15 μ m, e.g., about 10 to about 15 μ m. Provided within layer 13 are source and drain regions 14 and 15 (which of opposite character to drift region 13, e.g., in the illustrated device N+; or, to provide an IGBT, drain region 15 can be P+), and a channel region 16. Also provided in device 11 is an insulating layer 17 (e.g., SiO₂) covering the channel region 16, and a gate 18 adjacent the insulating layer 17, for example formed with polysilicon (doped). Additional features may also be included in the device, for example conductive materials such as metal(s) to provide leads at the source and drain.

In an illustrative device such as that illustrated in Figure 1, in the off, or blocking condition, the PN-junction will extend a depletion region about 56 μ m into the N- region before avalanche breakdown occurs (assuming a doping of 2×10^{15} cm⁻³). This would correspond to a drain voltage of $V=E_{max}/2$ $V_d = 5600$ v. Lateral structures in accordance with the preferred devices of the invention are particularly advantageous, since silicon carbide wafers with epilayers of about 10-15 μ m are currently readily available commercially.

SUBSTITUTE SHEET (RULE 26)

In the present invention, the semi-insulating substrate ensures that the substrate does not act as an equipotential boundary under the depleted drift region, which would confine the extent of the electric field to the regions under the base (P) region and under the drain (N+) region. Shown in Figure 2 are approximate depletion edges for several blocking voltages in an illustrative device of the present invention.



While the invention has been illustrated and described in the drawings and foregoing description, the same is to be considered as illustrative and not restrictive in character, it being understood that only the preferred embodiment has been shown and described and that all changes and modifications that come within the spirit of the invention are desired to be protected.

-5-

CLAIMS:

1. A power switching device, comprising:
a semi-insulating substrate;
an epitaxially-grown layer adjacent said
5 semi-insulating substrate providing a drift region;
source, drain and channel regions;
an insulating layer over said channel region;
and
a gate adjacent said insulating layer.
10
2. The device of Claim 1, which is a transistor.
3. The device of Claim 2, which is an insulated
gate field effect transistor.
15
4. The device of Claim 2, which is an insulated
gate bipolar transistor.
5. The device of Claim 1, wherein the source and
20 drain are N+, the channel is P, and the drift region is
N-.
6. The device of Claim 1, wherein the semi-
insulating substrate is silicon carbide.
25
7. The device of Claim 6, wherein the semi-
insulating substrate is doped with vanadium.


SUBSTITUTE SHEET (RULE 26)

**FIG. 1.****FIG. 2.**

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 29/78, 29/739, 29/24		A3	(11) International Publication Number: WO 98/59374
			(43) International Publication Date: 30 December 1998 (30.12.98)
(21) International Application Number: PCT/US98/13003		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 23 June 1998 (23.06.98)			
(30) Priority Data: 60/050,562 23 June 1997 (23.06.97) US			
(71)(72) Applicants and Inventors: COOPER, James, Albert, Jr. [US/US]; 511 Kerber Road, West Lafayette, IN 47906 (US). MELLOCH, Michael, R. [US/US]; 2225 Carberry Drive, West Lafayette, IN 47906 (US). SHENOY, Jayarama [US/US]; Apartment 216, 400 Riverside Court, Santa Clara, CA 95054 (US). SPITZ, Jan [US/US]; Apartment 9, 176 Littleton, West Lafayette, IN 47906 (US).		Published With international search report.	
(74) Agent: SUMMA, Philip; Suite 500, 5925 Carnegie Boulevard, Charlotte, NC 28209 (US).		(88) Date of publication of the international search report: 25 March 1999 (25.03.99)	

(54) Title: INSULATED GATE POWER SEMICONDUCTOR DEVICE HAVING A SEMI-INSULATING SEMICONDUCTOR SUBSTRATE



(57) Abstract

An insulated gate power semiconductor switching device (11) such as a lateral DMOSFET or a lateral IGBT disposed on a semi-insulating substrate (12). In particular, the substrate may consist of semi-insulating silicon carbide, eg. vanadium-doped SiC. Accordingly, high voltage lateral field-effect can be manufactured using readily available silicon carbide wafers having epilayers of about 10-15 micrometers.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H01L29/78 H01L29/739 H01L29/24

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	PATENT ABSTRACTS OF JAPAN vol. 096, no. 012, 26 December 1996 -& JP 08 213606 A (FUJI ELECTRIC CO LTD), 20 August 1996 see abstract; figures 1,4 ---	1-7
Y	DE 43 25 804 A (DAIMLER BENZ AG ET AL) 2 February 1995 see column 1, line 61 - column 2, line 39 & WO 95 04171 A (DAIMLER BENZ AG ET AL) 9 February 1995 ---	1-7
Y	US 5 378 912 A (PEIN H B) 3 January 1995 cited in the application see column 3, line 10 - line 17; figures 1-3 see column 4, line 5 - line 25 see column 5, line 4 - line 35 ---	4 1-3,5
A	---	---

-/--

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

15 December 1998

Date of mailing of the international search report

29/12/1998

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Morvan, D

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 98/13003

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 611 955 A (BARRETT D L ET AL) 18 March 1997 see column 1, line 13 - line 38 see column 2, line 35 - line 67 see column 3, line 55 - column 4, line 52 & WO 98 34281 A (NORTHROP GRUMMAN CORPORATION) 6 August 1998 ---	1,6,7
P,X	SPITZ J ET AL: "2.6 kV 4H-SiC Lateral DMOSFET's" IEEE ELECTRON DEVICE LETTERS, vol. 19, no. 4, April 1998, pages 100-102, XP000738787 see paragraph I - paragraph II; figure 1 -----	1-3,5,6

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter application No

PCT/US 98/13003

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
DE 4325804	A	02-02-1995	WO 9504171 A	09-02-1995
			EP 0711363 A	15-05-1996
			JP 9500861 T	28-01-1997
US 5378912	A	03-01-1995	DE 69403306 D	26-06-1997
			DE 69403306 T	11-12-1997
			EP 0652599 A	10-05-1995
			JP 7183522 A	21-07-1995
US 5611955	A	18-03-1997	WO 9834281 A	06-08-1998

THIS PAGE BLANK (USPTO)